Published in

Elsevier, Microelectronics Reliability, 9-11(50), p. 1327-1331, 2010

DOI: 10.1016/j.microrel.2010.07.111

Links

Tools

Export citation

Search in Google Scholar

Modeling the effect of barrier thickness and low-k dielectric on circuit reliability using 3D model

Journal article published in 2010 by Feifei He, Cher Ming Tan ORCID
This paper was not found in any repository, but could be made available legally by the author.
This paper was not found in any repository, but could be made available legally by the author.

Full text: Unavailable

Green circle
Preprint: archiving allowed
Orange circle
Postprint: archiving restricted
Red circle
Published version: archiving forbidden
Data provided by SHERPA/RoMEO