Milos Krstic
0000-0003-0267-0203
221 papers found
Refreshing results…
Reliability evaluation of a 0.25 μm SiGe technology for space applications
Hardware/Software Co-Design of Wireless LAN Transceiver: A Case Study
SWIELD: An In Situ Approach for Adaptive Low Power and Error-Resilient Operation
Design of SRAM-Based Low-Cost SEU Monitor for Self-Adaptive Multiprocessing Systems
Aspects on Timing Modeling of Radiation-Hardness by Design Standard Cell-Based △TMR Flip-Flops
A Radiation Tolerant 10/100 Ethernet Transceiver for Space Applications
Characterization and Modeling of SET Generation Effects in CMOS Standard Logic Cells
Simulation-based Verification of the Youngest-First Round-Robin Core Gating Pattern
Selective Fault Tolerance by Counting Gates with Controlling Value
An Integrated Radar Tile for Digital Beamforming X-/Ka-Band Synthetic Aperture Radar Instruments
Highly Integrated Dual-Band Dual-Polarized Antenna Tile for SAR Applications
Use of Decoupling Cells for Mitigation of SET Effects in CMOS Combinational Gates
Exploring the Performance-Energy Optimization Space of a Bridge Between 3D-Stacked Electronic and Optical Networks-on-Chip
Master-Clone Placement with Individual Clock Tree Implementation – a Case on Physical Chip Design
Impact of Resistive Open and Bridge Defects on the SET Robustness of Standard CMOS Combinational Logic
Reliability Safety and Security of the Electronics in Automated Driving Vehicles – Joint Lab Lecturing Approach
Modeling and analysis of single-event transient sensitivity of a 65 nm clock tree
D-SET Mitigation Using Common Clock Tree Insertion Techniques for Triple-Clock TMR Flip-Flop
Power/Area-Optimized Fault Tolerance for Safety Critical Applications
Interfacing 3D-stacked Electronic and Optical NoCs with Mixed CMOS-ECL Bridges
Missing publications? Search for publications with a matching author name.