Published in

Institute of Electrical and Electronics Engineers, IEEE Transactions on Parallel and Distributed Systems, 1(29), p. 43-55, 2018

DOI: 10.1109/tpds.2017.2746081

Links

Tools

Export citation

Search in Google Scholar

Architectural Synthesis of Multi-SIMD Dataflow Accelerators for FPGA

Journal article published in 2018 by Yun Wu, John McAllister ORCID
This paper is made freely available by the publisher.
This paper is made freely available by the publisher.

Full text: Download

Green circle
Preprint: archiving allowed
Green circle
Postprint: archiving allowed
Red circle
Published version: archiving forbidden
Data provided by SHERPA/RoMEO