Published in
EUROSOI-ULIS 2015: 2015 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon
DOI: 10.1109/ulis.2015.7063773
Links
Tools
Fabrication and analysis of vertical p-type InAs-Si nanowire Tunnel FETs
Proceedings article published in 2015 by
D. Cutaia,
K. E. Moselund,
M. Borg,
H. Schmid,
L. Gignac,
C. M. Breslin,
S. Karg,
E. Uccelli,
P. Nirmalraj 
,
H. Riel
,
H. Riel
This paper was not found in any repository, but could be made available legally by the author.
Full text: Unavailable
Published version:
archiving forbidden
Data provided by 