Published in
2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914)
DOI: 10.1109/icccas.2004.1346403
Links
Tools
Building block layout by parallel simulated annealing algorithms
This paper was not found in any repository, but could be made available legally by the author.
Full text: Unavailable
Published version:
archiving forbidden
Data provided by 