Published in
Institute of Electrical and Electronics Engineers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(23), p. 1562-1566, 2015
DOI: 10.1109/tvlsi.2014.2341610
Links
Tools
A Fault-Tolerant Technique Using Quadded Logic and Quadded Transistors
This paper was not found in any repository, but could be made available legally by the author.
Full text: Unavailable
Published version:
archiving forbidden
Data provided by 