Published in
Institute of Electrical and Electronics Engineers, IEEE Transactions on Nanotechnology, 4(13), p. 695-708, 2014
DOI: 10.1109/tnano.2014.2316000
Links
Tools
Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETs
This paper was not found in any repository, but could be made available legally by the author.
Full text: Unavailable
Published version:
archiving forbidden
Data provided by 