Dissemin is shutting down on January 1st, 2025

Published in

IOP Publishing, Journal of Physics: Conference Series, 1(513), p. 012008, 2014

DOI: 10.1088/1742-6596/513/1/012008

Links

Tools

Export citation

Search in Google Scholar

Implementation of a PC-based Level 0 Trigger Processor for the NA62 Experiment

Journal article published in 2014 by M. Pivanti, S. F. Schifano, P. Dalpiaz, E. Gamberini ORCID, A. Gianoli, M. Sozzi
This paper is made freely available by the publisher.
This paper is made freely available by the publisher.

Full text: Download

Red circle
Preprint: archiving forbidden
Red circle
Postprint: archiving forbidden
Green circle
Published version: archiving allowed
Data provided by SHERPA/RoMEO

Abstract

Lowest level (sometimes called Level 0, L0) triggers are fundamental components in high energy physics experiments, and yet they are quite often custom-made. Even when using FPGAs to achieve better flexibility in modifying and maintaining, small changes require hardware reconfiguration and changes to the algorithm logic could be constrained by the hardware. For these reasons we are developing for the NA62 experiment at CERN a L0-trigger based on the use of a PC and commodity FPGA development board.