2008 Conference on Lasers and Electro-Optics
DOI: 10.1109/cleo.2008.4551588
Full text: Download
We demonstrate the first photonic chip designed in a commercial bulk CMOS process (65 nm node) using standard process layers combined with scalable post-processing, enabling dense photonic integration with high-performance microprocessor electronics.