Published in

American Institute of Physics, Applied Physics Letters, 20(93), p. 203501

DOI: 10.1063/1.3030873

Links

Tools

Export citation

Search in Google Scholar

Write-erase and read paper memory transistor

This paper is available in a repository.
This paper is available in a repository.

Full text: Download

Green circle
Preprint: archiving allowed
Green circle
Postprint: archiving allowed
Orange circle
Published version: archiving restricted
Data provided by SHERPA/RoMEO

Abstract

We report the architecture and the performances of a memory based on a single field-effect transistor built on paper able to write-erase and read. The device is composed of natural multilayer cellulose fibers that simultaneously act as structural support and gate dielectric; active and passive multicomponent amorphous oxides that work as the channel and gate electrode layers, respectively, complemented by the use of patterned metal layers as source/drain electrodes. The devices exhibit a large counterclockwise hysteresis associated with the memory effect, with a turn-on voltage shift between 1 and -14.5 V , on/off ratio and saturation mobilities of about 104 and 40 cm 2 V -1 s -1 , respectively, and estimated charge retention times above 14 000 h .