Published in

Institute of Electrical and Electronics Engineers, IEEE Transactions on Neural Networks, 5(14), p. 1217-1243, 2003

DOI: 10.1109/tnn.2003.816365

Links

Tools

Export citation

Search in Google Scholar

VLSI Implementations of Threshold Logic - A Comprehensive Survey

Journal article published in 2003 by Valeriu Beiu, José M. Quintana ORCID, María J. Avedillo
This paper is available in a repository.
This paper is available in a repository.

Full text: Download

Green circle
Preprint: archiving allowed
Upload
Green circle
Postprint: archiving allowed
Upload
Red circle
Published version: archiving forbidden
Policy details
Data provided by SHERPA/RoMEO

Abstract

This paper is an in-depth review on silicon implementations of threshold logic gates that covers several decades. In this paper, we will mention early MOS threshold logic solutions and detail numerous very-large-scale integration (VLSI) implementations including capacitive (switched capacitor and floating gate with their variations), conductance/current (pseudo-nMOS and output-wired-inverters, including a plethora of solutions evolved from them), as well as many differential solutions. At the end, we will briefly mention other implementations, e.g., based on negative resistance devices and on single electron technologies.