Dissemin is shutting down on January 1st, 2025

Published in

Elsevier, Microelectronics Journal, 2(32), p. 149-162

DOI: 10.1016/s0026-2692(00)00114-2

Links

Tools

Export citation

Search in Google Scholar

A hardware mid-value select voter architecture

Journal article published in 2001 by M. K. Stojcev, G. L.-J. Djordjevic, M. D. Krstic ORCID
This paper was not found in any repository, but could be made available legally by the author.
This paper was not found in any repository, but could be made available legally by the author.

Full text: Unavailable

Green circle
Preprint: archiving allowed
Red circle
Postprint: archiving forbidden
Red circle
Published version: archiving forbidden
Data provided by SHERPA/RoMEO

Abstract

This paper presents a VLSI fault-tolerant voter, with redundancy designed into the internal chip architecture. The design features are internal input interface module with built-in mechanism to detect single transmission error, and mid-value select voter logic which generates two types of output, a voted value and a congruency status level. We have performed extensive studies of error coverage design strategies of our logic for error detection and selection. Firstly, instead of three we propose installation of four sensor elements. This scheme, in the presence of single transmission error, allows the implementation of a simple replacement policy, which is based on substitution of the erroneous value (mainly a transient error), with a correct one. Secondly, in order to insure that the voted value represents a correct consensus, we propose a mid-value hardware voting technique thanks to which we solve the problem of dissemination of each sensor element value to other ones. Finally, the effect of fault-tolerance on voter performance is discussed.