Dissemin is shutting down on January 1st, 2025

Published in

Trans Tech Publications, Solid State Phenomena, (187), p. 193-195, 2012

DOI: 10.4028/www.scientific.net/ssp.187.193

Links

Tools

Export citation

Search in Google Scholar

Low-k integration using metallic hard masks

Journal article published in 2012 by O. Joubert, Nicolas Posseme, Thierry Chevolleau, Thibaut David, M. Darnon ORCID
This paper was not found in any repository, but could be made available legally by the author.
This paper was not found in any repository, but could be made available legally by the author.

Full text: Unavailable

Red circle
Preprint: archiving forbidden
Red circle
Postprint: archiving forbidden
Green circle
Published version: archiving allowed
Data provided by SHERPA/RoMEO

Abstract

For the 45 nm interconnect technology node, porous dielectric materials (p-SiOCH) have been introduced, leading to complex integration issues due to their high sensitivity upon FC etching and ashing plasma exposure [1, 2]. Thanks to Metallic hard mask (MHM) integration high selectivities towards dielectric materials (>100:1) can be reached and minimizes exposure of p-SiOCH films to ashing plasmas. However MHM such as TiN generates other issues such as i) metal contamination in the patterned structures and ii) growth of metal based residues on the top of the hard mask [3, 4, 5]. The residues growth, which is air exposure time dependent, directly impacts the yield performance with the generation of via and line opens [.