Published in
Elsevier, Microprocessors and Microsystems, (87), p. 104363, 2021
DOI: 10.1016/j.micpro.2021.104363
Links
Tools
A scalable and efficient convolutional neural network accelerator using HLS for a system-on-chip design
This paper was not found in any repository, but could be made available legally by the author.
Full text: Unavailable
Published version:
archiving forbidden
Data provided by 