Published in
2019 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2019
DOI: 10.1109/a-sscc47793.2019.9056913
Links
Tools
A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Low-Power Multiphase Clock Generator
This paper was not found in any repository, but could be made available legally by the author.
Full text: Unavailable
Published version:
archiving forbidden
Data provided by 