Published in
Institute of Electrical and Electronics Engineers, IEEE Transactions on Components, Packaging, and Manufacturing Technology, 4(10), p. 599-610, 2020
DOI: 10.1109/tcpmt.2020.2970382
Links
Tools
Thermal TSV Optimization and Hierarchical Floorplanning for 3-D Integrated Circuits
This paper was not found in any repository, but could be made available legally by the author.
Full text: Unavailable
Published version:
archiving forbidden
Data provided by 