Published in
Institute of Electrical and Electronics Engineers, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12(38), p. 2298-2311, 2019
DOI: 10.1109/tcad.2018.2878129
Links
Tools
Cross-Layer Optimization for High Speed Adders: A Pareto Driven Machine Learning Approach
This paper was not found in any repository, but could be made available legally by the author.
Full text: Unavailable
Published version:
archiving forbidden
Data provided by 