Published in

2018 IEEE 23rd International Conference on Digital Signal Processing (DSP), 2018

DOI: 10.1109/icdsp.2018.8631872

Links

Tools

Export citation

Search in Google Scholar

Design Exploration of Small Bit-Width Multipliers Using Approximate Logic Design (ALD) Tool

Proceedings article published in 2018 by Haroon Waris, Weiqiang Liu, Pengfei Huang, Ruizhe Ma, Chenghua Wang, Fabrizio Lombardi
This paper was not found in any repository, but could be made available legally by the author.
This paper was not found in any repository, but could be made available legally by the author.

Full text: Unavailable

Green circle
Preprint: archiving allowed
Green circle
Postprint: archiving allowed
Red circle
Published version: archiving forbidden
Data provided by SHERPA/RoMEO