Dissemin is shutting down on January 1st, 2025

Published in

19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)

DOI: 10.1109/vlsid.2006.124

Links

Tools

Export citation

Search in Google Scholar

On the Implementation of a Low-Power IEEE 802.11a Compliant Viterbi Decoder

Proceedings article published in 2006 by Koushik Maharatna, Alfonso Troya, Milos Kristic, M. Krstic ORCID, Eckhard Grass
This paper is available in a repository.
This paper is available in a repository.

Full text: Download

Green circle
Preprint: archiving allowed
Upload
Green circle
Postprint: archiving allowed
Upload
Red circle
Published version: archiving forbidden
Policy details
Data provided by SHERPA/RoMEO

Abstract

This article describes a standard cell based novel implementation of a low-power Viterbi decoder (VD) targeted for the IEEE 802.11a wireless LAN system. Multiple clock rates have been used to reduce the power consumption and the inherent bandwidth mismatch between the add-compare-select (ACS) and traceback operations. Aggressive clock gating and innovative circuit techniques reduce the power consumption further. The normalized cell area and dynamic power consumption of the designed VD are 5.9 mm2 and 53 mW respectively. The normalized power dissipation of the VD is 0.66 mW/Mbps.