Giuseppe Tagliavini
0000-0002-9221-4633
2 papers found
Refreshing results…
Scalable Hierarchical Instruction Cache for Ultralow-Power Processors Clusters
Vega: A Ten-Core SoC for IoT Endnodes With DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode
Missing publications? Search for publications with a matching author name.