Published in

Institute of Electrical and Electronics Engineers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2(26), p. 230-238, 2018

DOI: 10.1109/tvlsi.2017.2766362

Links

Tools

Export citation

Search in Google Scholar

On Coding for Endurance Enhancement and Error Control of Phase Change Memories With Write Latency Reduction

Journal article published in 2017 by Kazuteru Namba ORCID, Fabrizio Lombardi ORCID
This paper was not found in any repository, but could be made available legally by the author.
This paper was not found in any repository, but could be made available legally by the author.

Full text: Unavailable

Green circle
Preprint: archiving allowed
Green circle
Postprint: archiving allowed
Red circle
Published version: archiving forbidden
Data provided by SHERPA/RoMEO