Published in
Institute of Electrical and Electronics Engineers, IEEE Journal of Solid-State Circuits, 10(50), p. 2451-2462, 2015
DOI: 10.1109/jssc.2015.2454241
Links
Tools
A Refresh-Less eDRAM Macro With Embedded Voltage Reference and Selective Read for an Area and Power Efficient Viterbi Decoder
This paper was not found in any repository, but could be made available legally by the author.
Full text: Unavailable
Published version:
archiving forbidden
Data provided by 